Sciweavers

3395 search results - page 368 / 679
» Circuit-aware architectural simulation
Sort
View
ISCA
1997
IEEE
120views Hardware» more  ISCA 1997»
15 years 11 months ago
Run-Time Adaptive Cache Hierarchy Management via Reference Analysis
Improvements in main memory speeds have not kept pace with increasing processor clock frequency and improved exploitation of instruction-level parallelism. Consequently, the gap b...
Teresa L. Johnson, Wen-mei W. Hwu
SIGGRAPH
1997
ACM
15 years 11 months ago
Multiperspective panoramas for cel animation
We describe a new approach for simulating apparent camera motion through a 3D environment. The approach is motivated by a traditional technique used in 2D cel animation, in which ...
Daniel N. Wood, Adam Finkelstein, John F. Hughes, ...
AGENTS
1997
Springer
15 years 11 months ago
Integrated Premission Planning and Execution for Unmanned Ground Vehicles
Fielding robots in complex applications can stress the human operators responsible for supervising them, particularly because the operators might understand the applications but n...
Edmund H. Durfee, Patrick G. Kenny, Karl C. Kluge
MICRO
1993
IEEE
93views Hardware» more  MICRO 1993»
15 years 11 months ago
Speculative execution exception recovery using write-back suppression
Compiler-controlled speculative execution has been shown to be e ective in increasing the availableinstruction level parallelismILP found in non-numeric programs. An importantpr...
Roger A. Bringmann, Scott A. Mahlke, Richard E. Ha...
ISCAS
1994
IEEE
117views Hardware» more  ISCAS 1994»
15 years 11 months ago
Design of a Fast Sequential Decoding Algorithm Based on Dynamic Searching Strategy
This paper presents a new sequential decoding algorithm based on dynamic searching strategy to improve decoding efficiency. The searching strategy is to exploit both sorting and p...
Wen-Wei Yang, Li-Fu Jeng, Chen-Yi Lee