3395 search results - page 360 / 679 » Circuit-aware architectural simulation |
188
click to vote
DAC
2003
ACM
16 years 1 days ago
2003
ACM
This paper describes a low-power design methodology for a bus architecture based on hybrid current/voltage mode signaling for deep sub-micrometer on-chip interconnects that achiev...
181
click to vote
QOSIP
2001
Springer
15 years 11 months ago
2001
Springer
—Internet application performance over wireless links is disappointing, due to wireless impairments and their adverse interactions with higher protocol layers. In order to effect...
181
click to vote
IEEEPACT
2000
IEEE
15 years 11 months ago
2000
IEEE
Multimedia instruction set extensions have become a prominent feature in desktop microprocessor platforms, promising superior performance on a wide range of floating-point and int...
155
click to vote
VLSID
2008
IEEE
16 years 7 months ago
2008
IEEE
Negative Bias Temperature Instability (NBTI) has been identified as a major and critical reliability issue for PMOS devices in nano-scale designs. It manifests as a negative thres...
186
click to vote
DSRT
2008
IEEE
16 years 1 months ago
2008
IEEE
This paper describes a new property checking approach in order to enhance the diagnosis ability of an electronic embedded system, included in an automotive application. We conside...