Sciweavers

3395 search results - page 295 / 679
» Circuit-aware architectural simulation
Sort
View
SBCCI
2003
ACM
135views VLSI» more  SBCCI 2003»
15 years 12 months ago
Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic
The growing adoption of reconfigurable architectures opens new implementation alternatives and creates new design challenges. In the case of dynamically reconfigurable architectur...
Mauricio Ayala-Rincón, Rodrigo B. Nogueira,...
DELTA
2002
IEEE
15 years 11 months ago
Smart Antenna Software Radio Test System
This paper covers the concept, architecture, development and demonstration of a Smart Antenna Software Radio Test System (SASRATS). SASRATS was designed and developed as a functio...
Peter J. Green, Desmond P. Taylor
IWSSD
2000
IEEE
15 years 11 months ago
Issues in Analyzing the Behavior of Event Dispatching Systems
A good architecture is a necessary condition to guarantee that the expected levels of performance, availability, fault tolerance, and scalability are achieved by the implemented s...
Giovanni Bricconi, Emma Tracanella, Elisabetta Di ...
IPPS
1999
IEEE
15 years 11 months ago
Dynamically Scheduling the Trace Produced During Program Execution into VLIW Instructions
VLIW machines possibly provide the most direct way to exploit instruction level parallelism; however, they cannot be used to emulate current general-purpose instruction set archit...
Alberto Ferreira de Souza, Peter Rounce
ICS
1999
Tsinghua U.
15 years 11 months ago
Nonlinear array layouts for hierarchical memory systems
Programming languages that provide multidimensional arrays and a flat linear model of memory must implement a mapping between these two domains to order array elements in memory....
Siddhartha Chatterjee, Vibhor V. Jain, Alvin R. Le...