3395 search results - page 281 / 679 » Circuit-aware architectural simulation |
193
click to vote
SIPS
2008
IEEE
16 years 1 months ago
2008
IEEE
Low-density parity-check (LDPC) codes on par with convolutional turbo codes (CTC) are two of the most powerful error correction codes known to perform very close to the Shannon li...
183
click to vote
IEEEPACT
2007
IEEE
16 years 29 days ago
2007
IEEE
There has recently been much interest in stream processing, both in industry (e.g., Cell, NVIDIA G80, ATI R580) and academia (e.g., Stanford Merrimac, MIT RAW), with stream progra...
173
click to vote
ISPASS
2007
IEEE
16 years 28 days ago
2007
IEEE
Parameter variation due to manufacturing error will be an unavoidable consequence of technology scaling in future generations. The impact of random variation in physical factors s...
153
click to vote
DATE
2006
IEEE
16 years 21 days ago
2006
IEEE
Consumer electronics products, such as high-end (digital) TVs, contain complex systems on chip (SOC) that offer high computational performance at low cost. Traditionally, these SO...
179
click to vote
IPPS
2006
IEEE
16 years 20 days ago
2006
IEEE
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...