3395 search results - page 277 / 679 » Circuit-aware architectural simulation |
175
click to vote
ISCA
2009
IEEE
16 years 1 months ago
2009
IEEE
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
212
click to vote
ICC
2007
IEEE
16 years 29 days ago
2007
IEEE
Abstract— Ultra-wideband (UWB) impulse radio is a promising technique for low-power bio-medical communication systems. While a range of analog and digital UWB architectures exist...
139
click to vote
CGO
2006
IEEE
16 years 21 days ago
2006
IEEE
Explicit Data Graph Execution (EDGE) architectures offer the possibility of high instruction-level parallelism with energy efficiency. In EDGE architectures, the compiler breaks ...
150
click to vote
HPCS
2006
IEEE
16 years 21 days ago
2006
IEEE
This paper presents the initial design of the Cyclops-64 (C64) system software infrastructure and tools under development as a joint effort between IBM T.J. Watson Research Center...
168
click to vote
ISPASS
2006
IEEE
16 years 20 days ago
2006
IEEE
Fast, accurate, and effective performance analysis is essential for the design of modern processor architectures and improving application performance. Recent trends toward highly...