Sciweavers

3395 search results - page 272 / 679
» Circuit-aware architectural simulation
Sort
View
FCCM
2008
IEEE
115views VLSI» more  FCCM 2008»
16 years 1 months ago
Simultaneous Retiming and Placement for Pipelined Netlists
Although pipelining or C-slowing an FPGA-based application can potentially dramatically improve the performance, this poses a question for conventional reconfigurable architecture...
Kenneth Eguro, Scott Hauck
ISM
2005
IEEE
103views Multimedia» more  ISM 2005»
16 years 7 days ago
Supporting Low-Cost Video-on-Demand in Heterogeneous Peer-to-Peer Networks
We propose a novel low-cost video-on-demand architecture for heterogeneous peer-to-peer networks. The key idea of this architecture is to aggregate peers’ storage and bandwidths...
Xin Liu, Son T. Vuong
VTS
2005
IEEE
101views Hardware» more  VTS 2005»
16 years 6 days ago
On-Chip Spectrum Analyzer for Analog Built-In Self Test
This paper presents the design of an on-chip spectrum analyzer. A novel architecture is used to mitigate the problems encountered in trying to implement architectures employed in ...
Anup P. Jose, Keith A. Jenkins, Scott K. Reynolds
171
Voted
CEEMAS
2005
Springer
16 years 5 days ago
Intelligent Virtual Environments for Training: An Agent-Based Approach
In this paper we propose an architecture for the development of Intelligent Virtual Environments for Training, which is based on a collection of cooperative software agents. The ď¬...
Angélica de Antonio, Jaime Ramírez, ...
HPDC
1997
IEEE
15 years 11 months ago
Supporting Parallel Applications on Clusters of Workstations: The Intelligent Network Interface Approach
This paper presents a novel networking architecture designed for communication intensive parallel applications running on clusters of workstations (COWs) connected by highspeed ne...
Marcel-Catalin Rosu, Karsten Schwan, Richard Fujim...