3395 search results - page 263 / 679 » Circuit-aware architectural simulation |
177
click to vote
QSHINE
2005
IEEE
16 years 6 days ago
2005
IEEE
— Grido is an architecture that targets a network operator intending to provide enhanced services to its customers. This is achieved by setting up a “backbone” overlay networ...
176
click to vote
SIGCOMM
2005
ACM
16 years 5 days ago
2005
ACM
We present the design and evaluation of TVA, a network architecture that limits the impact of Denial of Service (DoS) floods from the outset. Our work builds on earlier work on c...
168
click to vote
ICS
2005
Tsinghua U.
16 years 4 days ago
2005
Tsinghua U.
Given the importance of parallel mesh generation in large-scale scientific applications and the proliferation of multilevel SMTbased architectures, it is imperative to obtain ins...
151
click to vote
ISCA
2003
IEEE
15 years 12 months ago
2003
IEEE
A majority of the papers published in leading computer architecture conferences use SPEC CPU2000, or its predecessor SPEC CPU95, which has become the de facto standard for measuri...
209
click to vote
MICRO
2003
IEEE
15 years 12 months ago
2003
IEEE
Single-event upsets from particle strikes have become a key challenge in microprocessor design. Techniques to deal with these transient faults exist, but come at a cost. Designers...