Sciweavers

3395 search results - page 244 / 679
» Circuit-aware architectural simulation
Sort
View
CIDR
2011
252views Algorithms» more  CIDR 2011»
14 years 10 months ago
Hyder - A Transactional Record Manager for Shared Flash
Hyder supports reads and writes on indexed records within classical multi-step transactions. It is designed to run on a cluster of servers that have shared access to a large pool ...
Philip A. Bernstein, Colin W. Reid, Sudipto Das
TOG
2012
298views Communications» more  TOG 2012»
13 years 9 months ago
Tensor displays: compressive light field synthesis using multilayer displays with directional backlighting
We introduce tensor displays: a family of compressive light field displays comprising all architectures employing a stack of timemultiplexed, light-attenuating layers illuminated...
Gordon Wetzstein, Douglas Lanman, Matthew Hirsch, ...
HPCA
2009
IEEE
16 years 7 months ago
A novel architecture of the 3D stacked MRAM L2 cache for CMPs
Magnetic Random Access Memory (MRAM) is considered to be a promising future memory technology due to its low leakage power, high density and fast read speed. The heterogeneous int...
Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, Yira...
186
Voted
CF
2006
ACM
16 years 17 days ago
Dynamic thread assignment on heterogeneous multiprocessor architectures
In a multi-programmed computing environment, threads of execution exhibit different runtime characteristics and hardware resource requirements. Not only do the behaviors of distin...
Michela Becchi, Patrick Crowley
ICRA
2003
IEEE
135views Robotics» more  ICRA 2003»
15 years 12 months ago
Robodaemon -a device independent, network-oriented, modular mobile robot controller
Abstract— We discuss a software environment for multirobot, multi-platform mobile robot control and simulation. Like others, we have observed that mobile robotics research is gre...
Gregory Dudek, Robert Sim