Sciweavers

3395 search results - page 230 / 679
» Circuit-aware architectural simulation
Sort
View
DAC
2005
ACM
16 years 7 months ago
Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs
We propose two novel integration techniques -- bypass and bookkeeping -- in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogene...
Taeweon Suh, Daehyun Kim, Hsien-Hsin S. Lee
ICML
1998
IEEE
16 years 7 months ago
RL-TOPS: An Architecture for Modularity and Re-Use in Reinforcement Learning
This paper introduces the RL-TOPs architecture for robot learning, a hybrid system combining teleo-reactive planning and reinforcement learning techniques. The aim of this system ...
Malcolm R. K. Ryan, Mark D. Pendrith
ICCD
2007
IEEE
190views Hardware» more  ICCD 2007»
16 years 3 months ago
Hybrid resistor/FET-logic demultiplexer architecture design for hybrid CMOS/nanodevice circuits
Hybrid nanoelectronics are emerging as one viable option to sustain the Moore’s Law after the CMOS scaling limit is reached. One main design challenge in hybrid nanoelectronics ...
Shu Li, Tong Zhang
ICSEA
2008
IEEE
16 years 1 months ago
Analysis of a Distributed e-Voting System Architecture against Quality of Service Requirements
In this paper we propose that formal modelling techniques are necessary in establishing the trustworthiness of e-voting systems and the software within. We illustrate how a distri...
J. Paul Gibson, Eric Lallet, Jean-Luc Raffy
ICC
2007
IEEE
119views Communications» more  ICC 2007»
16 years 27 days ago
Graph-Based Detector for BLAST Architecture
Abstract— We propose belief propagation (BP) based detection algorithms for the Bell labs layered space-time (BLAST) architectures. We first develop a full complexity BP algorit...
Jun Hu, Tolga M. Duman