Sciweavers

3395 search results - page 225 / 679
» Circuit-aware architectural simulation
Sort
View
EL
2002
181views more  EL 2002»
15 years 6 months ago
Aspects of networking in multiplayer computer games
Distributed, real-time multiplayer computer games (MCGs) are in the vanguard of utilizing the networking possibilities. Although related research have been done in military simulat...
Jouni Smed, Timo Kaukoranta, Harri Hakonen
ML
2002
ACM
114views Machine Learning» more  ML 2002»
15 years 6 months ago
Building a Basic Block Instruction Scheduler with Reinforcement Learning and Rollouts
The execution order of a block of computer instructions on a pipelined machine can make a difference in running time by a factor of two or more. Compilers use heuristic schedulers...
Amy McGovern, J. Eliot B. Moss, Andrew G. Barto
VIROLOGY
2010
165views more  VIROLOGY 2010»
15 years 1 months ago
IpMorph: fingerprinting spoofing unification
Abstract. There is nowadays a wide range of TCP/IP stack identification tools that allow to easily recognize the operating system of foreseen targets. The object of this article is...
Guillaume Prigent, Florian Vichot, Fabrice Harroue...
ISCA
2011
IEEE
229views Hardware» more  ISCA 2011»
14 years 10 months ago
TLSync: support for multiple fast barriers using on-chip transmission lines
As the number of cores on a single-chip grows, scalable barrier synchronization becomes increasingly difficult to implement. In software implementations, such as the tournament ba...
Jungju Oh, Milos Prvulovic, Alenka G. Zajic
DAC
2011
ACM
14 years 6 months ago
TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC
In this work, we propose an efficient and accurate full-chip thermomechanical stress and reliability analysis tool and design optimization methodology to alleviate mechanical rel...
Moongon Jung, Joydeep Mitra, David Z. Pan, Sung Ky...