Sciweavers

3395 search results - page 195 / 679
» Circuit-aware architectural simulation
Sort
View
IPPS
2006
IEEE
16 years 16 days ago
Detecting phases in parallel applications on shared memory architectures
Most programs are repetitive, where similar behavior can be seen at different execution times. Algorithms have been proposed that automatically group similar portions of a program...
Erez Perelman, Marzia Polito, Jean-Yves Bouguet, J...
IWIA
2005
IEEE
16 years 3 days ago
SAWAN: A Survivable Architecture for Wireless LANs
This paper1 describes survivability schemes against Access Point (AP) failures in Wireless LANs. It particularly aims for resiliency and survivability against multistage attacks w...
Mohit Virendra, Shambhu J. Upadhyaya, Vivek Kumar,...
ISCAS
2002
IEEE
154views Hardware» more  ISCAS 2002»
15 years 11 months ago
Architectural approaches to reduce leakage energy in caches
In this paper, we present two methods to reduce leakage energy by dynamically resizing the cache during program execution. The first method monitors the miss rate of the individua...
S. H. Tadas, C. Chakrabarti
ICCAD
2002
IEEE
141views Hardware» more  ICCAD 2002»
16 years 3 months ago
A hierarchical modeling framework for on-chip communication architectures
— The communication sub-system of complex IC systems is increasingly critical for achieving system performance. Given this, it is important that the on-chip communication archite...
Xinping Zhu, Sharad Malik
CODES
2005
IEEE
16 years 4 days ago
Designing real-time H.264 decoders with dataflow architectures
High performance microprocessors are designed with generalpurpose applications in mind. When it comes to embedded applications, these architectures typically perform controlintens...
Youngsoo Kim, Suleyman Sair