Sciweavers

3395 search results - page 191 / 679
» Circuit-aware architectural simulation
Sort
View
WMCSA
2003
IEEE
15 years 11 months ago
Design and Evaluation of a Metropolitan Area Multitier Wireless Ad Hoc Network Architecture
Few real-world applications of mobile ad hoc networks have been developed or deployed outside the military environment, and no traces of actual node movement in a real ad hoc netw...
Jorjeta G. Jetcheva, Yih-Chun Hu, Santashil PalCha...
SIGGRAPH
2000
ACM
15 years 11 months ago
Pomegranate: a fully scalable graphics architecture
Pomegranate is a parallel hardware architecture for polygon rendering that provides scalable input bandwidth, triangle rate, pixel rate, texture memory and display bandwidth while...
Matthew Eldridge, Homan Igehy, Pat Hanrahan
ISCA
1999
IEEE
187views Hardware» more  ISCA 1999»
15 years 10 months ago
Area Efficient Architectures for Information Integrity in Cache Memories
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
Seongwoo Kim, Arun K. Somani
GLOBECOM
2007
IEEE
16 years 25 days ago
Secure Key Management Architecture Against Sensor-Node Fabrication Attacks
Abstract—In lightweight mobile ad hoc networks, both probabilistic and deterministic key management schemes are fragile to node fabrication attacks. Our simulation results show t...
Jeffrey S. Dwoskin, Dahai Xu, Jianwei Huang, Mung ...
ISCA
2005
IEEE
172views Hardware» more  ISCA 2005»
16 years 3 days ago
An Ultra Low Power System Architecture for Sensor Network Applications
Recent years have seen a burgeoning interest in embedded wireless sensor networks with applications ranging from habitat monitoring to medical applications. Wireless sensor networ...
Mark Hempstead, Nikhil Tripathi, Patrick Mauro, Gu...