Sciweavers

3395 search results - page 189 / 679
» Circuit-aware architectural simulation
Sort
View
SAMOS
2004
Springer
15 years 12 months ago
Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting
Today’s Application Specific Instruction-set Processor (ASIP) design methodology often employs centralized Architecture Description Language (ADL) processor models, from which s...
Jianjiang Ceng, Weihua Sheng, Manuel Hohenauer, Ra...
CODES
2009
IEEE
15 years 10 months ago
TotalProf: a fast and accurate retargetable source code profiler
Profilers play an important role in software/hardware design, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread app...
Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers...
DAGSTUHL
2007
15 years 8 months ago
Lifetime Extension of Higher Class UHF RFID Tags using special Power Management Techniques and Energy Harvesting Devices
Abstract. Enhanced RFID tag technology especially in the UHF frequency range provides extended functionality like high operating range and sensing and monitoring capabilities. Such...
Alex Janek, Christian Steger, Josef Preishuber-Pfl...
BROADNETS
2006
IEEE
16 years 17 days ago
SLIP-IN Architecture: A new Hybrid Optical Switching Scheme
— In this paper, we present a new hybrid switching architecture, termed as SLIP-IN, that combines electronic packet/burst with optical circuit switching. SLIP-IN architecture tak...
Kostas Ramantas, Kostas Christodoulopoulos, Kyriak...
DATE
2003
IEEE
112views Hardware» more  DATE 2003»
15 years 11 months ago
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
Marco Caldari, Massimo Conti, Massimo Coppola, Ste...