Sciweavers

3395 search results - page 139 / 679
» Circuit-aware architectural simulation
Sort
View
FLAIRS
2004
15 years 7 months ago
Spatiotemporal Novelty Detection Using Resonance Networks
We present a single-layer recurrent neural network that implements novelty detection for spatiotemporal patterns. The architecture is based on the structure of region CA3 in the h...
Benjamin A. Rowland, Anthony S. Maida
FLAIRS
2006
15 years 7 months ago
Developing Active Sensor Networks with Micro Mobile Robots: Distributed Node Localization
A new sensor network architecture called active sensor network (ASN) is proposed in this paper. By integrating multiple small, sensor network-friendly mobile robots into a traditi...
Weihua Sheng, Girma S. Tewolde
DAC
1998
ACM
15 years 10 months ago
A Geographically Distributed Framework for Embedded System Design and Validation
The di culty of embedded system co-design is increasing rapidly due to the increasing complexity of individual parts, the variety of parts available and pressure to use multiple p...
Ken Hines, Gaetano Borriello
DAC
1996
ACM
15 years 10 months ago
iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips
In this paper, we present the rst chip-level electrothermal simulator, iCET. For a given chip layout, packaging material, user-speci ed input signal patterns, and thermal boundar...
Yi-Kan Cheng, Chin-Chi Teng, Abhijit Dharchoudhury...
DAC
1995
ACM
15 years 10 months ago
Automatic Clock Abstraction from Sequential Circuits
Our goal is to transform a low-level circuit design into a more representation. A pre-existing tool, Tranalyze [4], takes a switch-level circuit and generates a functionally equiv...
Samir Jain, Randal E. Bryant, Alok Jain