253 search results - page 41 / 51 » Circuit partitions and |
160
click to vote
DATE
2009
IEEE
16 years 24 days ago
2009
IEEE
— Clock-gating and power-gating have proven to be very effective solutions for reducing dynamic and static power, respectively. The two techniques may be coupled in such a way th...
139
click to vote
TCAD
1998
15 years 5 months ago
1998
None of the available minimizers for 2-level hazard-free logic minimization can synthesize very large circuits. This limitation has forced researchers to resort to manual and auto...
158
click to vote
DAC
2006
ACM
16 years 22 hour ago
2006
ACM
Microfluidics-based biochips, also referred to as lab-on-a-chip (LoC), are devices that integrate fluid-handling functions such as sample preparation, analysis, separation, and de...
176
click to vote
DAC
2004
ACM
16 years 7 months ago
2004
ACM
The advent of strong multi-level partitioners has made topdown min-cut placers a favored choice for modern placer implementations. We examine terminal propagation, an important st...
156
click to vote
ICCAD
2004
IEEE
16 years 2 months ago
2004
IEEE
Traditional timing-driven placement considers only combinational delays and does not take into account the potential of subsequent sequential optimization steps. As a result, the ...