509 search results - page 36 / 102 » Chip Multi-Processor Generator |
177
click to vote
ET
2002
15 years 5 months ago
2002
As System on a Chip (SoC) testing faces new challenges, some new test architectures must be developed. This paper describes a Test Access Mechanism (TAM) named CASBUS that solves ...
181
click to vote
BMCBI
2010
15 years 29 days ago
2010
Background: Concomitant with the rise in the popularity of DNA microarrays has been a surge of proposed methods for the analysis of microarray data. Fully controlled "spike-i...
182
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize...
172
click to vote
ISCA
2010
IEEE
15 years 11 months ago
2010
IEEE
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
174
click to vote
GLVLSI
1998
IEEE
15 years 10 months ago
1998
IEEE
In this research, we devised a new simple technique for statically holding analog weights, which does not require periodic refreshing. It further contains a mechanism to locally u...