Sciweavers

4809 search results - page 650 / 962
» CajunBot: Architecture and algorithms
Sort
View
ICCD
2004
IEEE
119views Hardware» more  ICCD 2004»
16 years 3 months ago
Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing
We present a method for incorporating crosstalk reduction criteria into global routing under an innovative power supply architecture, while considering the constraints imposed by ...
Tianpei Zhang, Sachin S. Sapatnekar
ICCAD
2002
IEEE
113views Hardware» more  ICCAD 2002»
16 years 3 months ago
Interconnect-aware high-level synthesis for low power
Abstract—Interconnects (wires, buffers, clock distribution networks, multiplexers and busses) consume a significant fraction of total circuit power. In this work, we demonstrat...
Lin Zhong, Niraj K. Jha
CISIS
2010
IEEE
16 years 1 months ago
Scalability Analysis of Progressive Alignment on a Multicore
—Sequence alignment is a fundamental instrument in Bioinformatics. In recent years, numerous proposals have been addressing the problem of accelerating this class of applications...
Sebastian Isaza, Friman Sánchez, Georgi Gay...
132
Voted
CC
2010
Springer
117views System Software» more  CC 2010»
16 years 1 months ago
Punctual Coalescing
Compilers use register coalescing to avoid generating code for copy instructions. For architectures with register aliasing such as x86, Smith, Ramsey, and Holloway (2004) presented...
Fernando Magno Quintão Pereira, Jens Palsbe...
MSWIM
2009
ACM
16 years 1 months ago
Socially conscious channel selection in 802.11 WLANs for coexistence in a non-cooperative environment
The increasing number of independent IEEE 802.11 WLANs owned and managed by autonomous users has led to increased interference, resulting in performance degradation and unfairness...
Joo Ghee Lim, Chun Tung Chou, Sanjay Jha