4809 search results - page 607 / 962 » CajunBot: Architecture and algorithms |
166
click to vote
DAC
1995
ACM
15 years 10 months ago
1995
ACM
Abstract A new method for power estimation in sequential circuits is presented that is based on a statistical estimation technique. By applying randomly generated input sequences t...
164
click to vote
DAC
1995
ACM
15 years 10 months ago
1995
ACM
- We introduce a transformation, named rephasing, that manipulates the timing parameters in control-dataflow graphs. Traditionally high-level synthesis systems for DSP have either ...
151
click to vote
HPCN
1995
Springer
15 years 10 months ago
1995
Springer
Performance evaluation studies are to be an integral part of the design and tuning of parallel applications. We propose a hierarchical approach to the systematic characterization o...
164
click to vote
ARC
2008
Springer
15 years 8 months ago
2008
Springer
Abstract. In this paper, we present the PARO design tool for the automated hardware synthesis of massively parallel embedded architectures for given dataflow dominant applications....
165
click to vote
DAC
2005
ACM
15 years 8 months ago
2005
ACM
Automated analog sizing is becoming an unavoidable solution for increasing analog design productivity. The complexity of typical analog SoC subsystems however calls for efficient ...