4809 search results - page 372 / 962 » CajunBot: Architecture and algorithms |
139
click to vote
ASPDAC
2004
ACM
16 years 7 days ago
2004
ACM
- Data path connection elements, such as multiplexers, consume a significant amount of area on a VLSI chip, especially for FPGA designs. Multiplexer optimization is a difficult pro...
197
click to vote
ISLPED
2004
ACM
16 years 7 days ago
2004
ACM
This paper presents a delay optimal FPGA clustering algorithm targeting low power. We assume that the configurable logic blocks of the FPGA can be programmed using either a high s...
208
click to vote
MICAI
2004
Springer
16 years 5 days ago
2004
Springer
Abstract. Conventional artificial neural network models lack many physiological properties of the neuron. Current learning algorithms are more concerned to computational performanc...
149
click to vote
NOSSDAV
2004
Springer
16 years 5 days ago
2004
Springer
Quality of service for high-bandwidth or delay-sensitive applications in the Internet, such as streaming media and online games, can be significantly improved by replicating serv...
155
click to vote
FPL
2003
Springer
16 years 23 hour ago
2003
Springer
In this paper we present a single-chip FPGA full encryptor/decryptor core design of the AES algorithm. Our design performs all of them, encryption, decryption and key scheduling pr...