Sciweavers

4809 search results - page 311 / 962
» CajunBot: Architecture and algorithms
Sort
View
DAC
2010
ACM
15 years 4 months ago
Non-uniform clock mesh optimization with linear programming buffer insertion
Clock meshes are extremely effective at filtering clock skew from environmental and process variations. For this reason, clock meshes are used in most high performance designs. Ho...
Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis
MTPP
2010
15 years 1 months ago
Parallelization of Motion JPEG Decoder on TILE64 Many-Core Platform
The ubiquity of many-core architectures poses challenges to software developers to make scalable software. To parallelize data-intensive applications on a many-core platform, one h...
Xuan-Yi Lin, Chung-Yu Huang, Pei-Man Yang, Tai-Wen...
SIMULATION
2010
178views more  SIMULATION 2010»
15 years 1 months ago
Application-level Simulation for Network Security
We introduce and describe a novel network simulation tool called NeSSi (Network Security Simulator). NeSSi incorporates a variety of features relevant to network security distingu...
Stephan Schmidt, Rainer Bye, Joël Chinnow, Ka...
CISS
2010
IEEE
14 years 10 months ago
Compressive sampling for streaming signals with sparse frequency content
Abstract—Compressive sampling (CS) has emerged as significant signal processing framework to acquire and reconstruct sparse signals at rates significantly below the Nyquist rate...
Petros Boufounos, M. Salman Asif
ARC
2012
Springer
317views Hardware» more  ARC 2012»
14 years 2 months ago
A High Throughput FPGA-Based Implementation of the Lanczos Method for the Symmetric Extremal Eigenvalue Problem
Iterative numerical algorithms with high memory bandwidth requirements but medium-size data sets (matrix size ∼ a few 100s) are highly appropriate for FPGA acceleration. This pap...
Abid Rafique, Nachiket Kapre, George A. Constantin...