Sciweavers

4809 search results - page 222 / 962
» CajunBot: Architecture and algorithms
Sort
View
IEEEPACT
2002
IEEE
15 years 11 months ago
Using the Compiler to Improve Cache Replacement Decisions
Memory performance is increasingly determining microprocessor performance and technology trends are exacerbating this problem. Most architectures use set-associative caches with L...
Zhenlin Wang, Kathryn S. McKinley, Arnold L. Rosen...
ICASSP
2011
IEEE
14 years 10 months ago
Joint algorithm-architecture optimization of CABAC to increase speed and reduce area cost
To address the increasing demand for higher resolution and frame rates, processing speed (i.e. performance) and area cost need to be considered in the development of next generati...
Vivienne Sze, Anantha P. Chandrakasan
CIDR
2011
252views Algorithms» more  CIDR 2011»
14 years 10 months ago
Hyder - A Transactional Record Manager for Shared Flash
Hyder supports reads and writes on indexed records within classical multi-step transactions. It is designed to run on a cluster of servers that have shared access to a large pool ...
Philip A. Bernstein, Colin W. Reid, Sudipto Das
ICASSP
2009
IEEE
16 years 1 months ago
A split quaternion nonlinear adaptive filter
A split quaternion learning algorithm for the training of nonlinear finite impulse response filters for the modelling of hypercomplex signals is proposed. A rigorous derivation ...
Bukhari Che Ujang, Clive Cheong Took, Alek Kavcic,...
ISCAS
2006
IEEE
116views Hardware» more  ISCAS 2006»
16 years 18 days ago
An asynchronous delta-sigma converter implementation
— In this paper an architecture, signal reconstruction algorithm and first-ever implementation of an asynchronous delta-sigma converter are presented. The signal reconstruction ...
Dazhi Wei, Vaibhav Garg, John G. Harris