169 search results - page 24 / 34 » Caching queues in memory buffers |
177
click to vote
ISCA
2010
IEEE
15 years 8 months ago
2010
IEEE
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
215
click to vote
IEEEPACT
2005
IEEE
15 years 11 months ago
2005
IEEE
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
155
click to vote
ISCA
1999
IEEE
15 years 10 months ago
1999
IEEE
Providing adequate data bandwidth is extremely important for a wide-issue superscalar processor to achieve its full performance potential. Adding a large number of ports to a data...
158
click to vote
ISCA
2007
IEEE
16 years 13 days ago
2007
IEEE
Store misses cause significant delays in shared-memory multiprocessors because of limited store buffering and ordering constraints required for proper synchronization. Today, prog...
179
click to vote
HPCA
2011
IEEE
14 years 10 months ago
2011
IEEE
Traditional architectural designs are normally focused on CPUs and have been often decoupled from I/O considerations. They are inefficient for high-speed network processing with a...