Sciweavers

3249 search results - page 439 / 650
» C Based Hardware Design for Wireless Applications
Sort
View
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
15 years 10 months ago
MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip
The memory subsystem is a major contributor to the performance, power, and area of complex SoCs used in feature rich multimedia products. Hence, memory architecture of the embedded...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
DATE
2008
IEEE
97views Hardware» more  DATE 2008»
15 years 8 months ago
Energy Efficient and High Speed On-Chip Ternary Bus
We propose two crosstalk reducing coding schemes using ternary busses. In addition to low power consumption and reduced delay, our schemes offer other advantages over binary codin...
Chunjie Duan, Sunil P. Khatri
SIGMETRICS
2012
ACM
247views Hardware» more  SIGMETRICS 2012»
13 years 9 months ago
A scalable architecture for maintaining packet latency measurements
Latency has become an important metric for network monitoring since the emergence of new latency-sensitive applications (e.g., algorithmic trading and high-performance computing)....
Myungjin Lee, Nick G. Duffield, Ramana Rao Kompell...
WWW
2003
ACM
16 years 7 months ago
High-performance spatial indexing for location-based services
Much attention has been accorded to Location-Based Services and location tracking, a necessary component in active, trigger-based LBS applications. Tracking the location of a larg...
Jussi Myllymaki, James H. Kaufman
GLVLSI
2009
IEEE
186views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Bitmask-based control word compression for NISC architectures
Implementing a custom hardware is not always feasible due to cost and time considerations. No instruction set computer (NISC) architecture is one of the promising direction to des...
Chetan Murthy, Prabhat Mishra