Sciweavers

3249 search results - page 129 / 650
» C Based Hardware Design for Wireless Applications
Sort
View
JCM
2007
177views more  JCM 2007»
15 years 6 months ago
Collision Free MAC Protocols for Wireless Ad Hoc Networks based on BIBD Architecture
—Wireless Ad hoc networks represent a powerful telecommunication infrastructure that is being exploited for enabling general wireless networking connectivity for a variety of sig...
Pietro Camarda, Orazio Fiume
PDP
2010
IEEE
15 years 10 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...
RTCSA
2009
IEEE
16 years 1 months ago
PLL Based Time Synchronization in Wireless Sensor Networks
Abstract—Time synchronization is a key component in numerous wireless sensor network applications. Most of the current software based time synchronization approaches suffer from ...
Gang Zhou, Sachin Shetty, George Simms, Min Song
CODES
2005
IEEE
16 years 23 hour ago
Designing real-time H.264 decoders with dataflow architectures
High performance microprocessors are designed with generalpurpose applications in mind. When it comes to embedded applications, these architectures typically perform controlintens...
Youngsoo Kim, Suleyman Sair
ASAP
2000
IEEE
102views Hardware» more  ASAP 2000»
15 years 10 months ago
A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded proces...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...