Sciweavers

577 search results - page 97 / 116
» Budget Feasible Mechanisms
Sort
View
DAC
2012
ACM
13 years 8 months ago
Run-time power-down strategies for real-time SDRAM memory controllers
Powering down SDRAMs at run-time reduces memory energy consumption significantly, but often at the cost of performance. If employed speculatively with real-time memory controller...
Karthik Chandrasekar 0001, Benny Akesson, Kees Goo...
CCGRID
2009
IEEE
16 years 25 days ago
Markov Model Based Disk Power Management for Data Intensive Workloads
—In order to meet the increasing demands of present and upcoming data-intensive computer applications, there has been a major shift in the disk subsystem, which now consists of m...
Rajat Garg, Seung Woo Son, Mahmut T. Kandemir, Pad...
181
Voted
INFOCOM
2007
IEEE
16 years 11 days ago
Two-Tier Load Balancing in OSPF Wireless Back-Hauls
Abstract— High-speed wireless communication technology (e.g. WiMAX) makes it feasible and cost-effective to build wireless back-hauls for Internet access. Compared to wired count...
Xiaowen Zhang, Hao Zhu
CAEPIA
2007
Springer
16 years 8 days ago
Fast and Informed Action Selection for Planning with Sensing
Consider a robot whose task is to pick up some colored balls from a grid, taking the red balls to a red spot, the blue balls to a blue spot and so on, one by one, without knowing e...
Alexandre Albore, Héctor Palacios, Hector G...
FPL
2007
Springer
146views Hardware» more  FPL 2007»
16 years 7 days ago
Efficient External Memory Interface for Multi-processor Platforms Realized on FPGA Chips
The complexity of today’s embedded applications requires modern high-performance embedded System-on-Chip (SoC) platforms to be multiprocessor architectures. Advances in FPGA tec...
Hristo Nikolov, Todor Stefanov, Ed F. Deprettere