Sciweavers

4370 search results - page 291 / 874
» Brain Organization and Computation
Sort
View
SBACPAD
2008
IEEE
249views Hardware» more  SBACPAD 2008»
16 years 1 months ago
Processing Neocognitron of Face Recognition on High Performance Environment Based on GPU with CUDA Architecture
This work presents an implementation of Neocognitron Neural Network, using a high performance computing architecture based on GPU (Graphics Processing Unit). Neocognitron is an ar...
Gustavo Poli, José Hiroki Saito, Joã...
ARITH
2005
IEEE
16 years 9 days ago
Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point Addition
In this paper we propose an architecture for the computation of the double—precision floating—point multiply—add fused (MAF) operation A + (B × C) that permits to compute ...
Javier D. Bruguera, Tomás Lang
SIGUCCS
2003
ACM
15 years 12 months ago
Advanced information technology support for life sciences research
The revolution in life sciences research brought about by the sequencing of the human genome creates new challenges for scientists and new opportunities for computing support orga...
Craig A. Stewart, David Hart, Anurag Shankar, Eric...
CHI
1998
ACM
15 years 11 months ago
Beyond Paper: Supporting Active Reading with Free Form Digital Ink Annotations
Reading frequently involves not just looking at words on a page, but also underlining, highlighting and commenting, either on the text or in a separate notebook. This combination ...
Bill N. Schilit, Gene Golovchinsky, Morgan N. Pric...
DAC
2011
ACM
14 years 6 months ago
Process-level virtualization for runtime adaptation of embedded software
Modern processor architectures call for software that is highly tuned to an unpredictable operating environment. Processlevel virtualization systems allow existing software to ada...
Kim M. Hazelwood