Sciweavers

6404 search results - page 96 / 1281
» Blocks
Sort
View
ISCAS
2005
IEEE
153views Hardware» more  ISCAS 2005»
15 years 11 months ago
A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher
—A high-throughput hardware architecture and FPGA implementation of the 64-bit NESSIE proposal, MISTY1 block cipher, is presented in this paper. This architecture, in contrast to...
Paris Kitsos, Michalis D. Galanis, Odysseas G. Kou...
SBCCI
2005
ACM
132views VLSI» more  SBCCI 2005»
15 years 11 months ago
Design and power optimization of CMOS RF blocks operating in the moderate inversion region
In this work the design of radiofrequency CMOS circuit blocks in the 910MHz ISM band, while biasing the MOS transistor in the moderate inversion region, is analyzed. An amplifier ...
Leonardo Barboni, Rafaella Fiorelli
EUROPAR
2005
Springer
15 years 11 months ago
Improving Instruction Delivery with a Block-Aware ISA
Instruction delivery is a critical component for wide-issue processors since its bandwidth and accuracy place an upper limit on performance. The processor front-end accuracy and ba...
Ahmad Zmily, Earl Killian, Christos Kozyrakis
KES
2005
Springer
15 years 11 months ago
A Network Service Access Control Framework Based on Network Blocking Algorithm
Abstract. Currently, the major focus on the network security is securing individual components as well as preventing unauthorized access to network service. In this paper, we propo...
Jahwan Koo, Seong-Jin Ahn
GECCO
2004
Springer
182views Optimization» more  GECCO 2004»
15 years 11 months ago
On the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA
This article summarizes two experiments utilizing building blocks to find analog electronic circuits on a CMOS Field Programmable Transistor Array (FPTA). The FPTA features 256 pr...
Jörg Langeheine, Martin Trefzer, Daniel Br&uu...