6404 search results - page 470 / 1281 » Blocks |
174
click to vote
ICCD
2008
IEEE
16 years 3 months ago
2008
IEEE
High associativity is important for level-two cache designs [9]. Implementing CAM-based Highly Associative Caches (CAM-HAC), however, is both costly in hardware and exhibits poor s...
173
click to vote
ICCD
2008
IEEE
16 years 3 months ago
2008
IEEE
—Dynamic voltage scaling (DVS) provides power savings for systems with varying performance requirements. One low overhead implementation of DVS uses PMOS power switches to connec...
151
click to vote
ICCAD
2008
IEEE
16 years 3 months ago
2008
IEEE
Abstract— Post-fabrication tuning provides a promising design approach to mitigate the performance and power overheads of process variation in advanced fabrication technologies. ...
159
click to vote
ICCAD
2007
IEEE
16 years 3 months ago
2007
IEEE
Abstract— Nanoscale technology promises dramatically increased device density, but also decreased reliability. With bit error rates projected to be as high as 10%, designing a us...
195
click to vote
ICCAD
2007
IEEE
16 years 3 months ago
2007
IEEE
— Small gates, such as AND2, XOR2 and MUX2, have been mixed with lookup tables (LUTs) inside the programmable logic block (PLB) to reduce area and power and increase performance ...