1159 search results - page 128 / 232 » Binary Decision Graphs |
152
click to vote
ASPDAC
2006
ACM
16 years 11 days ago
2006
ACM
— This paper shows a new type of a cycle-based logic simulation method using a Look-Up Table (LUT) cascade emulator. The method first transforms a given circuit into LUT cascade...
123
click to vote
ACSD
2005
IEEE
16 years 12 hour ago
2005
IEEE
Perfectly synchronous systems immediately react to the inputs of their environment, which may lead to so-called causality cycles between actions and their trigger conditions. Algo...
158
click to vote
EDCC
2005
Springer
15 years 12 months ago
2005
Springer
Abstract. Current paper proposes an efficient alternative for traditional gatelevel fault simulation. The authors explain how Structurally Synthesized Binary Decision Diagrams (SSB...
160
click to vote
DATE
2002
IEEE
15 years 11 months ago
2002
IEEE
The problem of fault grading for multiple path delay faults is studied and a method of obtaining the exact coverage is presented. The faults covered are represented and manipulate...
146
click to vote
TACAS
2001
Springer
15 years 10 months ago
2001
Springer
Abstract. Checking for language containment between nondeterministic ω-automata is a central task in automata-based hierarchical verification. We present a symbolic procedure for...