Sciweavers

4359 search results - page 608 / 872
» Automated Pipeline Design
Sort
View
ISVLSI
2008
IEEE
152views VLSI» more  ISVLSI 2008»
16 years 1 months ago
Improving the Test of NoC-Based SoCs with Help of Compression Schemes
Re-using the network in a NoC-based system as a test access mechanism is an attractive solution as pointed out by several authors. As a consequence, testing of NoC-based SoCs is b...
Julien Dalmasso, Érika F. Cota, Marie-Lise ...
KBSE
2008
IEEE
16 years 1 months ago
A Case for Automatic Exception Handling
Exception handling mechanisms have been around for more than 30 years. Nevertheless, modern exceptions systems are not very different from the early models. Programming languages ...
Bruno Cabral, Paulo Marques
CEC
2007
IEEE
16 years 1 months ago
Parallel learning in heterogeneous multi-robot swarms
Abstract— Designing effective behavioral controllers for mobile robots can be difficult and tedious; this process can be circumvented by using unsupervised learning techniques w...
Jim Pugh, Alcherio Martinoli
DATE
2007
IEEE
89views Hardware» more  DATE 2007»
16 years 1 months ago
Computing synchronizer failure probabilities
— System-on-Chip designs often have a large number of timing domains. Communication between these domains requires synchronization, and the failure probabilities of these synchro...
Suwen Yang, Mark R. Greenstreet
DATE
2007
IEEE
185views Hardware» more  DATE 2007»
16 years 1 months ago
An ILP formulation for system-level application mapping on network processor architectures
Current day network processors incorporate several architectural features including symmetric multi-processing (SMP), block multi-threading, and multiple memory elements to suppor...
Christopher Ostler, Karam S. Chatha