4359 search results - page 528 / 872 » Automated Pipeline Design |
163
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Static worst-case execution time (WCET) analysis is done by modeling the hardware behavior. In this paper we describe a WCET analysis technique to analyze systems with function ca...
171
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
The bus tracing is used to catch related signals for further investigation and analysis. However, the trace size of cycleaccurate tracing is large and the trace cycle is shallow u...
190
Voted
DAC
2007
ACM
16 years 7 months ago
2007
ACM
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can red...
163
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Due to increased variability trends in nanoscale integrated circuits, statistical circuit analysis has become essential. We present a novel method for post-silicon analysis that g...
181
click to vote
DAC
1998
ACM
16 years 7 months ago
1998
ACM
An embedded system the system continuously interacts with its environment under strict timing constraints, called the external constraints, and it is important to know how these e...