4359 search results - page 472 / 872 » Automated Pipeline Design |
226
click to vote
TCAD
2010
15 years 1 months ago
2010
Design debugging is a major bottleneck in modern VLSI design flows as both the design size and the length of the error trace contribute to its inherent complexity. With typical des...
168
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Many STUMPS architectures found in current chip designs allow disabling of individual scan chains for debug and diagnosis. In a recent paper it has been shown that this feature can...
166
Voted
SIGCOMM
2009
ACM
16 years 1 months ago
2009
ACM
Network management operations are complicated, tedious and error-prone, requiring significant human involvement and expert knowledge. In this paper, we first examine the fundame...
190
Voted
DATE
2006
IEEE
16 years 27 days ago
2006
IEEE
The problem of diagnosis – or locating the source of an error or fault – occurs in several areas of Computer Aided Design, such as dynamic verification, property checking, eq...
162
click to vote
SYNASC
2006
IEEE
16 years 25 days ago
2006
IEEE
In the eld of automated reasoning, one of the most challenging (even if, perhaps, somewhat overlooked) problems thus far has been to develop a means of discerning, from amongst al...