Sciweavers

4359 search results - page 358 / 872
» Automated Pipeline Design
Sort
View
CIKM
2003
Springer
16 years 1 days ago
HyperThesis: the gRNA spell on the curse of bioinformatics applications integration
In this paper, we describe a graphical workflow management system called HyperThesis to address the challenges of integrating bioinformatics applications. HyperThesis is an integ...
Sourav S. Bhowmick, Vivek Vedagiri, Amey V. Laud
169
Voted
FPL
2001
Springer
87views Hardware» more  FPL 2001»
15 years 11 months ago
Parameterized Function Evaluation for FPGAs
This paper presents parameterized module-generators for pipelined function evaluation using lookup tables, adders, shifters and multipliers. We discuss trade-offs involved between...
Oskar Mencer, Nicolas Boullis, Wayne Luk, Henry St...
ITC
2000
IEEE
110views Hardware» more  ITC 2000»
15 years 11 months ago
Algorithm level re-computing with shifted operands-a register transfer level concurrent error detection technique
—This paper presents Algorithm-level REcomputing with Shifted Operands (ARESO), which is a new register transfer (RT) level time redundancy-based concurrent error detection (CED)...
Ramesh Karri, Kaijie Wu
CHES
2000
Springer
75views Cryptology» more  CHES 2000»
15 years 11 months ago
A 155 Mbps Triple-DES Network Encryptor
The presented Triple-DES encryptor is a single-chip solution to encrypt network communication. It is optimized for throughput and fast switching between virtual connections like fo...
Herbert Leitold, Wolfgang Mayerwieser, Udo Payer, ...
GLVLSI
1998
IEEE
122views VLSI» more  GLVLSI 1998»
15 years 11 months ago
Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...
Luca Benini, Giovanni De Micheli, Alberto Macii, E...