Sciweavers

16206 search results - page 296 / 3242
» At Issue
Sort
View
PACS
2004
Springer
115views Hardware» more  PACS 2004»
15 years 12 months ago
Reducing Delay and Power Consumption of the Wakeup Logic Through Instruction Packing and Tag Memoization
Dynamic instruction scheduling logic is one of the most critical components of modern superscalar microprocessors, both from the delay and power dissipation standpoints. The delay ...
Joseph J. Sharkey, Dmitry Ponomarev, Kanad Ghose, ...
SAMOS
2004
Springer
15 years 12 months ago
Scalable Instruction-Level Parallelism.
This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves ...
Chris R. Jesshope
ATAL
2003
Springer
15 years 12 months ago
Optimal agendas for multi-issue negotiation
There are two ways of handling bilateral multi-issue negotiations – one is to negotiate all the issues together, and the other is to negotiate them one by one. The order in whic...
S. Shaheen Fatima, Michael Wooldridge, Nicholas R....
SIGUCCS
2000
ACM
15 years 11 months ago
Ills Cured with a Dose of Remedy
We presented a paper in Denver that addressed our Remedy design process. At that time we talked about our current development process, but we hadn't implemented the product a...
Michael Critchfield, Michael Murray
SIGECOM
2011
ACM
216views ECommerce» more  SIGECOM 2011»
14 years 9 months ago
Strategic sequential voting in multi-issue domains and multiple-election paradoxes
In many settings, a group of agents must come to a joint decision on multiple issues. In practice, this is often done by voting on the issues in sequence. In this paper, we model ...
Lirong Xia, Vincent Conitzer, Jérôme ...