Sciweavers

4287 search results - page 612 / 858
» Assessing Architectural Complexity
Sort
View
182
Voted
DATE
2000
IEEE
140views Hardware» more  DATE 2000»
15 years 11 months ago
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C
-- One of the greatest challenges in C/C++-based design methodology is to efficiently map C/C++ models into hardware. Many of the networking and multimedia applications implemente...
Luc Séméria, Koichi Sato, Giovanni D...
HICSS
2000
IEEE
156views Biometrics» more  HICSS 2000»
15 years 11 months ago
Medical Portals: Web-based Access to Medical Information
Public portals, such as Web search engines, have been available for a number of years and corporate portals that facilitate access to enterprise information within a company, norm...
Michael A. Shepherd, David Zitner, Carolyn R. Watt...
IJCNN
2000
IEEE
15 years 11 months ago
Simulation of a Digital Neuro-Chip for Spiking Neural Networks
: Conventional hardware platforms are far from reaching real-time simulation requirements of complex spiking neural networks (SNN). Therefore we designed an accelerator board with ...
Tim Schönauer, S. Atasoy, N. Mehrtash, Heinri...
ATAL
2000
Springer
15 years 11 months ago
Layered Disclosure: Revealing Agents' Internals
A perennial challenge in creating and using complex autonomous agents is following their choices of actions as the world changes dynamically and understanding why they act as they ...
Patrick Riley, Peter Stone, Manuela M. Veloso
HPCA
1999
IEEE
15 years 11 months ago
The Synergy of Multithreading and Access/Execute Decoupling
This work presents and evaluates a novel processor microarchitecture which combines two paradigms: access/ execute decoupling and simultaneous multithreading. We investigate how b...
Joan-Manuel Parcerisa, Antonio González