4287 search results - page 536 / 858 » Assessing Architectural Complexity |
155
click to vote
DELTA
2004
IEEE
15 years 10 months ago
2004
IEEE
Manufacturing test of chips made of multiple IP cores requires different techniques if ATE is used. As scan chains are commonly used as access paths to the DUT, ATE architectures ...
198
click to vote
CODES
2006
IEEE
15 years 10 months ago
2006
IEEE
To meet the conflicting goals of high-performance low-cost embedded systems, critical application loop nests are commonly executed on specialized hardware accelerators. These loop...
183
click to vote
FPGA
2004
ACM
15 years 10 months ago
2004
ACM
This paper presents a new approach to timing optimization for FPGA designs, namely incremental physical resynthesis, to answer the challenge of effectively integrating logic and p...
192
click to vote
DILS
2006
Springer
15 years 10 months ago
2006
Springer
Abstract. Grid computing has great potential for supporting the integration of complex, fast changing biological data repositories to enable distributed data analysis. One scenario...
160
click to vote
ESAW
2006
Springer
15 years 10 months ago
2006
Springer
Ad hoc networks are a type of computational system whose members may fail to, or choose not to, comply with the laws governing their behaviour. We are investigating to what extent ...