Sciweavers

4287 search results - page 488 / 858
» Assessing Architectural Complexity
Sort
View
HICSS
2003
IEEE
110views Biometrics» more  HICSS 2003»
16 years 4 days ago
Modeling Web Applications Using Java and XML Related Technologies
The purpose of this paper is to propose visual models for a web application using Java and XML related technologies. We consider a web application that uses 3tier architecture and...
Sam Chung, Yun Sik Lee
DAC
1998
ACM
15 years 11 months ago
Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions
We present a technique for synthesizing power- as well as area-optimized circuits from hierarchical data flow graphs under throughput constraints. We allow for the use of complex...
Ganesh Lakshminarayana, Niraj K. Jha
MICRO
2006
IEEE
191views Hardware» more  MICRO 2006»
15 years 6 months ago
CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs
Since processor performance scalability will now mostly be achieved through thread-level parallelism, there is a strong incentive to parallelize a broad range of applications, inc...
Pierre Palatin, Yves Lhuillier, Olivier Temam
ICDE
2001
IEEE
121views Database» more  ICDE 2001»
16 years 8 months ago
Model-Based Mediation with Domain Maps
We propose an extension to current view-based mediator systems called model-based mediation, in which views are defined and executed at the level of conceptual models (CMs) rather...
Amarnath Gupta, Bertram Ludäscher, Maryann E....
DAC
2000
ACM
16 years 7 months ago
MINFLOTRANSIT: min-cost flow based transistor sizing tool
This paper presents MINFLOTRANSIT, a new transistor sizing tool for fast sizing of combinational circuits with minimal cost. MINFLOTRANSIT is an iterative relaxation based tool th...
Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K...