Sciweavers

4287 search results - page 485 / 858
» Assessing Architectural Complexity
Sort
View
ERSA
2010
172views Hardware» more  ERSA 2010»
15 years 4 months ago
A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
Heiner Giefers, Marco Platzner
ICDAR
2009
IEEE
15 years 4 months ago
Towards Handwritten Mathematical Expression Recognition
In this paper, we propose a new framework for online handwritten mathematical expression recognition. The proposed architecture aims at handling mathematical expression recognitio...
Ahmad-Montaser Awal, Harold Mouchère, Chris...
ACL
2012
13 years 9 months ago
Building Trainable Taggers in a Web-based, UIMA-Supported NLP Workbench
Argo is a web-based NLP and text mining workbench with a convenient graphical user interface for designing and executing processing workflows of various complexity. The workbench...
Rafal Rak, BalaKrishna Kolluru, Sophia Ananiadou
TRUST
2009
Springer
16 years 1 months ago
Secure VPNs for Trusted Computing Environments
Abstract. Virtual Private Networks are a popular mechanism for building complex network infrastructures. Such infrastructures are usually accompanied by strict administrative restr...
Steffen Schulz, Ahmad-Reza Sadeghi
182
Voted
ISPAN
2005
IEEE
16 years 13 days ago
Process Scheduling for the Parallel Desktop
Commodity hardware and software are growing increasingly more complex, with advances such as chip heterogeneity and specialization, deeper memory hierarchies, ne-grained power ma...
Eitan Frachtenberg