Sciweavers

4287 search results - page 335 / 858
» Assessing Architectural Complexity
Sort
View
ISCAS
2008
IEEE
133views Hardware» more  ISCAS 2008»
16 years 1 months ago
A hybrid self-testing methodology of processor cores
—Software-based self-test (SBST) is a promising new technology for at-speed testing of embedded processors in SoC systems. This paper introduces an effective and efficient new ho...
Tai-Hua Lu, Chung-Ho Chen, Kuen-Jong Lee
CLUSTER
2007
IEEE
16 years 1 months ago
Scalable, fault-tolerant management of Grid Services
— The service-oriented architecture has come a long way in solving the problem of reusability of existing software resources. Grid applications today are composed of a large numb...
Harshawardhan Gadgil, Geoffrey Fox, Shrideep Palli...
SBACPAD
2007
IEEE
130views Hardware» more  SBACPAD 2007»
16 years 29 days ago
Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP)
In this paper, an adaptive wormhole router for a flexible on-chip interconnection network is proposed and implemented for a Chip-Multi Processor (CMP). It adopts a wormhole switc...
Seung Eun Lee, Jun Ho Bahn, Nader Bagherzadeh
DASC
2006
IEEE
16 years 23 days ago
Service Clouds: A Distributed Infrastructure for Constructing Autonomic Communication Services
Abstract— This paper describes Service Clouds, a distributed infrastructure designed to facilitate rapid prototyping and deployment of services that enhance communication perform...
Philip K. McKinley, Farshad A. Samimi, Jonathan K....
DATE
2006
IEEE
127views Hardware» more  DATE 2006»
16 years 23 days ago
ASIP design and synthesis for non linear filtering in image processing
This paper presents an Application Specific Instruction Set Processor (ASIP) design for the implementation of a class of nonlinear image processing algorithms, the Retinex-like fi...
Luca Fanucci, Michele Cassiano, Sergio Saponara, D...