Sciweavers

2880 search results - page 321 / 576
» Aspects of Memory Management
Sort
View
DATE
2002
IEEE
89views Hardware» more  DATE 2002»
15 years 11 months ago
A Hierarchical Test Scheme for System-On-Chip Designs
System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design...
Jin-Fu Li, Hsin-Jung Huang, Jeng-Bin Chen, Chih-Pi...
IEEEPACT
2002
IEEE
15 years 11 months ago
Compiler-Controlled Caching in Superword Register Files for Multimedia Extension Architectures
In this paper, we describe an algorithm and implementation of locality optimizations for architectures with instruction sets such as Intel’s SSE and Motorola’s AltiVec that su...
Jaewook Shin, Jacqueline Chame, Mary W. Hall
173
Voted
WMTE
2002
IEEE
15 years 11 months ago
Pattern-Based Annotations on E-Books: From Personal to Shared Didactic Content
Our research aims at defining models and software tools in order to provide learners with a training memory. This memory is a computer-based space where a learner can organize and...
Cyrille Desmoulins, Dominique Mille
IPPS
1998
IEEE
15 years 11 months ago
Impact of Switch Design on the Application Performance of Cache-Coherent Multiprocessors
In this paper, the effect of switch design on the application performance of cache-coherent non-uniform memory access (CC-NUMA) multiprocessors is studied in detail. Wormhole rout...
Laxmi N. Bhuyan, Hu-Jun Wang, Ravi R. Iyer, Akhile...
EUROMICRO
1997
IEEE
15 years 11 months ago
What's ahead in computer design?
CMOS technology should, over the next few years, reach lithography of under 0.1¡ . This provides a die area improvement of a factor of 10 over today’s technology. What is the b...
Michael J. Flynn