Sciweavers

3943 search results - page 521 / 789
» Architecture-Level Requirements Specification
Sort
View
ITC
1999
IEEE
105views Hardware» more  ITC 1999»
15 years 11 months ago
Finite state machine synthesis with concurrent error detection
A new synthesis technique for designing finite state machines with on-line parity checking is presented. The output logic and the next-state logic of the finite state machines are...
Chaohuang Zeng, Nirmal R. Saxena, Edward J. McClus...
RTSS
1999
IEEE
15 years 11 months ago
HoneyWEB: Embedded Web-based Control Applications
High performance monitoring and control of real-time environments over the Internet is of importance to many users. The general public, as well as professionals, desires the abili...
Christiane Iaccarino, Meridith A. Sigel, Ralph E. ...
CODES
1998
IEEE
15 years 11 months ago
The construction of a retargetable simulator for an architecture template
Systems in the domain of high-performance video signal processing are becoming more and more programmable. We suggest an approach to design such systems that involves measuring, v...
Bart Kienhuis, Ed F. Deprettere, Kees A. Vissers, ...
COMPSAC
1998
IEEE
15 years 11 months ago
M-base: Enduser-Initiative Application Development Based on Message Flow and Componentware
Explosive increase in enduser computing on distributed systems requires that endusers develop application software by themselves. One solution is given as a formula of "a dom...
Takeshi Chusho, Mitsuyoshi Matsumoto, Yuji Konishi
DATE
1998
IEEE
108views Hardware» more  DATE 1998»
15 years 11 months ago
Stream Communication between Real-Time Tasks in a High-Performance Multiprocessor
The demands in terms of processing performance, communication bandwidth and real-time throughput of many multimedia applications are much higher than today's processing archi...
Jeroen A. J. Leijten, Jef L. van Meerbergen, Adwin...