19776 search results - page 3615 / 3956 » Architecture of a Database System |
144
click to vote
ACSC
2005
IEEE
16 years 12 days ago
2005
IEEE
The Address Recalculation Pipeline is a hardware architecture designed to reduce the end-to-end latency suffered by immersive Head Mounted Display virtual reality systems. A deman...
162
click to vote
APCSAC
2005
IEEE
16 years 12 days ago
2005
IEEE
Abstract. Dynamic data redistribution enhances data locality and improves algorithm performance for numerous scientific problems on distributed memory multi-computers systems. Prev...
188
Voted
CODES
2005
IEEE
16 years 12 days ago
2005
IEEE
Biochips based on digital microfluidics offer a powerful platform for massively parallel biochemical analysis such as clinical diagnosis and DNA sequencing. Current full-custom de...
200
click to vote
DSN
2005
IEEE
16 years 12 days ago
2005
IEEE
It is now widely accepted that the CMOS technology implementing irreversible logic will hit a scaling limit beyond 2016, and that the increased power dissipation is a major limiti...
169
click to vote
GLVLSI
2005
IEEE
16 years 12 days ago
2005
IEEE
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...