Sciweavers

23406 search results - page 4350 / 4682
» Architecture, Design, Implementation
Sort
View
IEEEPACT
2002
IEEE
15 years 11 months ago
Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance
Simultaneous Multithreading (SMT) processors achieve high processor throughput at the expense of single-thread performance. This paper investigates resource allocation policies fo...
Gautham K. Dorai, Donald Yeung
IPPS
2002
IEEE
15 years 11 months ago
Can User-Level Protocols Take Advantage of Multi-CPU NICs?
Modern high speed interconnects such as Myrinet and Gigabit Ethernet have shifted the bottleneck in communication from the interconnect to the messaging software at the sending an...
Piyush Shivam, Pete Wyckoff, Dhabaleswar K. Panda
MICRO
2002
IEEE
97views Hardware» more  MICRO 2002»
15 years 11 months ago
Three extensions to register integration
Register integration (or just integration) is a register renaming discipline that implements instruction reuse via physical register sharing. Initially developed to perform squash...
Vlad Petric, Anne Bracy, Amir Roth
NOMS
2002
IEEE
133views Communications» more  NOMS 2002»
15 years 11 months ago
Highly available and efficient load cluster management system using SNMP and Web
To cope with the explosive increase in the number of requests to Internet server systems, one popular solution is a load-balancing technique that uses a dispatcher in the front-en...
Myung-Sup Kim, Mi-Jeong Choi, James W. Hong
SIGMOD
2010
ACM
227views Database» more  SIGMOD 2010»
15 years 11 months ago
SecureBlox: customizable secure distributed data processing
We present SecureBlox, a declarative system that unifies a distributed query processor with a security policy framework. SecureBlox decouples security concerns from system speciļ...
William R. Marczak, Shan Shan Huang, Martin Braven...
« Prev « First page 4350 / 4682 Last » Next »