23406 search results - page 434 / 4682 » Architecture, Design, Implementation |
200
click to vote
FCCM
2009
IEEE
15 years 10 months ago
2009
IEEE
Most high-speed Internet Protocol (IP) lookup implementations use tree traversal and pipelining. Due to the available on-chip memory and the number of I/O pins of Field Programmab...
144
click to vote
GLOBECOM
2009
IEEE
15 years 10 months ago
2009
IEEE
In this paper, we show a prototype implementation for a new architecture of supporting interdomain routes. It is widely recognized that the rapid growth of Internet is forcing a sc...
184
click to vote
DAC
2010
ACM
15 years 7 months ago
2010
ACM
Packet-switched networks-on-chip (NoC) have been proposed as an efficient communication infrastructure for multi-core architectures. Adding virtual channels to a NoC helps to avoi...
160
click to vote
DAC
2000
ACM
16 years 7 months ago
2000
ACM
Latency insensitive design has been recently proposed in literature as a way to design complex digital systems, whose functional behavior is robust with respect to arbitrary varia...
165
click to vote
FPL
2001
Springer
15 years 11 months ago
2001
Springer
Although FPGA technology offers the potential of designing high performance systems at low cost, its programming model is prohibitively low level. To allow a novice signal/image pr...