Sciweavers

    23406 search results - page 235 / 4682
    » Architecture, Design, Implementation
    Sort
    View
    TVLSI
    2008
    112views more  TVLSI 2008»
    System Architecture and Implementation of MIMO Sphere Decoders on FPGA
    15 years 6 months ago
    System Architecture and Implementation of MIMO Sphere Decoders on FPGA
    Download  ece.wpi.edu
    Multiple-input
    Xin-Ming Huang, Cao Liang, Jing Ma
    claim paper
    Read More »
    PUC
    2008
    116views more  PUC 2008»
    Prototypical implementation of location-aware services based on a middleware architecture for super-distributed RFID tag infrast
    15 years 6 months ago
    Prototypical implementation of location-aware services based on a middleware architecture for super-distributed RFID tag infrast
    Download  www.vs.inf.ethz.ch
    of the hardware abstraction layer and of selected core middleware services. The latter enable a mobile device to store and retrieve data and position information in physical places...
    Jürgen Bohn
    claim paper
    Read More »
    ANCS
    2009
    ACM
    91views Computer Networks» more  ANCS 2009»
    A block-based reservation architecture for the implementation of large packet buffers
    15 years 4 months ago
    A block-based reservation architecture for the implementation of large packet buffers
    Download  cwc.ucsd.edu
    Hao Wang, Bill Lin
    claim paper
    Read More »
    IJIIP
    2010
    78views more  IJIIP 2010»
    Parallel Implementation of 2D Haar and Daubechies D4 Transform in Mesh Architecture
    15 years 3 months ago
    Parallel Implementation of 2D Haar and Daubechies D4 Transform in Mesh Architecture
    Download  www.humanpub.org
    Jaumin Ajdari
    claim paper
    Read More »
    ASPDAC
    2011
    ACM
    215views Hardware» more  ASPDAC 2011»
    An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
    14 years 10 months ago
    An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
    Download  www.kameyama.ecei.tohoku.ac.jp
    —This paper presents an asynchronous FPGA that combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. Four-phase dual-rail encoding is used for small...
    Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.