Sciweavers

2237 search results - page 71 / 448
» Architectural design and evaluation of an efficient Web-craw...
Sort
View
FPL
2006
Springer
147views Hardware» more  FPL 2006»
15 years 10 months ago
Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips
Emerging embedded System-on-Chip (SoC) platforms are increasingly becoming multiprocessor architectures. The advances in the FPGA chip technology make the implementation of such a...
Hristo Nikolov, Todor Stefanov, Ed F. Deprettere
DATE
2009
IEEE
119views Hardware» more  DATE 2009»
16 years 1 months ago
On-chip communication architecture exploration for processor-pool-based MPSoC
— MPSoC is evolving towards processor-pool (PP)-based architectures, which employ hierarchical on-chip network for inter- and intra-PP communication. Since the design space of PP...
Young-Pyo Joo, Sungchan Kim, Soonhoi Ha
IPPS
2010
IEEE
15 years 4 months ago
Linpack evaluation on a supercomputer with heterogeneous accelerators
We report Linpack benchmark results on the TSUBAME supercomputer, a large scale heterogeneous system equipped with NVIDIA Tesla GPUs and ClearSpeed SIMD accelerators. With all of 1...
Toshio Endo, Akira Nukada, Satoshi Matsuoka, Naoya...
VR
2009
IEEE
136views Virtual Reality» more  VR 2009»
16 years 1 months ago
An Image-Warping Architecture for VR: Low Latency versus Image Quality
Designing low end-to-end latency system architectures for virtual reality is still an open and challenging problem. We describe the design, implementation and evaluation of a clie...
Ferdi A. Smit, Robert van Liere, Stephan Beck, Ber...
HPCA
2007
IEEE
16 years 6 months ago
Illustrative Design Space Studies with Microarchitectural Regression Models
We apply a scalable approach for practical, comprehensive design space evaluation and optimization. This approach combines design space sampling and statistical inference to ident...
Benjamin C. Lee, David M. Brooks