Sciweavers

2237 search results - page 70 / 448
» Architectural design and evaluation of an efficient Web-craw...
Sort
View
TVLSI
2008
164views more  TVLSI 2008»
15 years 6 months ago
Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
The on-chip communication architecture is a major determinant of overall performance in complex System-on-Chip (SoC) designs. Since the communication requirements of SoC components...
Krishna Sekar, Kanishka Lahiri, Anand Raghunathan,...
FAST
2010
15 years 8 months ago
Evaluating Performance and Energy in File System Server Workloads
Recently, power has emerged as a critical factor in designing components of storage systems, especially for power-hungry data centers. While there is some research into power-awar...
Priya Sehgal, Vasily Tarasov, Erez Zadok
DAC
2002
ACM
16 years 7 months ago
Software synthesis from synchronous specifications using logic simulation techniques
This paper addresses the problem of automatic generation of implementation software from high-level functional specifications in the context of embedded system on chip designs. So...
Yunjian Jiang, Robert K. Brayton
CONEXT
2005
ACM
15 years 8 months ago
Increasing the determinism of network emulation to evaluate communication protocols
In this paper, we propose an emulation solution whose purpose is to deal with the need of reproducibility that is encountered in communication protocols evaluation and transport p...
Emmanuel Conchon, Johan Garcia
RSP
2003
IEEE
103views Control Systems» more  RSP 2003»
15 years 11 months ago
An Instruction Throughput Model of Superscalar Processors
With advances in semiconductor technology, processors are becoming larger and more complex. Future processor designers will face an enormous design space, and must evaluate more a...
Tarek M. Taha, D. Scott Wills