Sciweavers

2237 search results - page 37 / 448
» Architectural design and evaluation of an efficient Web-craw...
Sort
View
VLSISP
2010
205views more  VLSISP 2010»
15 years 4 months ago
Adaptable, Fast, Area-Efficient Architecture for Logarithm Approximation with Arbitrary Accuracy on FPGA
— This paper presents ALA (Adaptable Logarithm Approximation), a novel hardware architecture for the approximation of the base-2 logarithm of integers at an arbitrary accuracy, s...
Dimitris G. Bariamis, Dimitris Maroulis, Dimitrios...
FCCM
2004
IEEE
133views VLSI» more  FCCM 2004»
15 years 10 months ago
A Methodology for Synthesis of Efficient Intrusion Detection Systems on FPGAs
Intrusion detection for network security is a computation intensive application demanding high system performance. System level design, a relatively unexplored field in this area,...
Zachary K. Baker, Viktor K. Prasanna
CE
2008
107views more  CE 2008»
15 years 6 months ago
The design and evaluation of a computerized adaptive test on mobile devices
The use of computerized-adaptive testing (CAT) has expanded rapidly the last years mainly due to the advancements in communication and information technology. Availability of adva...
Evangelos Triantafillou, Georgiadou Elissavet, Ana...
EUROPAR
2010
Springer
15 years 7 months ago
Efficient Address Mapping of Shared Cache for On-Chip Many-Core Architecture
Abstract. Performance of the on-chip cache is critical for processor. The multithread program model usually employed by on-chip many-core architectures may have effects on cache ac...
Fenglong Song, Dongrui Fan, Zhiyong Liu, Junchao Z...
ISPA
2004
Springer
15 years 11 months ago
A Fault Tolerance Protocol for Uploads: Design and Evaluation
This paper investigates fault tolerance issues in Bistro, a wide area upload architecture. In Bistro, clients first upload their data to intermediaries, known as bistros. A destin...
Leslie Cheung, Cheng-Fu Chou, Leana Golubchik, Yan...