Sciweavers

2237 search results - page 132 / 448
» Architectural design and evaluation of an efficient Web-craw...
Sort
View
ISCAS
2007
IEEE
123views Hardware» more  ISCAS 2007»
16 years 22 days ago
Evaluating Network-on-Chip for Homogeneous Embedded Multiprocessors in FPGAs
— This paper presents performance and area evaluation of a homogeneous multiprocessor communication system based on network-on-chip (NoC) in FPGA platforms. Two homogenous chip m...
Henrique C. Freitas, Dalton M. Colombo, Fernanda L...
ICCD
2004
IEEE
107views Hardware» more  ICCD 2004»
16 years 3 months ago
Network-on-Chip: The Intelligence is in The Wire
In this paper we describe how Network-on-Chip (NoC) will be the next major challenge to implementing complex and function-rich applications in advanced manufacturing processes at ...
Gérard Mas, Philippe Martin
WCE
2007
15 years 7 months ago
A Performance Based Evaluation of SIP Signalling across Converged Networks
—As wireless networks evolves towards the 3G and 4G architectures the mobile core networks provides a platform for all-IP convergence of mobile and fixed networks allowing for be...
Adetola Oredope, Antonio Liotta
ISCA
2008
IEEE
188views Hardware» more  ISCA 2008»
16 years 26 days ago
MIRA: A Multi-layered On-Chip Interconnect Router Architecture
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
Dongkook Park, Soumya Eachempati, Reetuparna Das, ...
WOSP
2010
ACM
15 years 6 months ago
Automatically improve software architecture models for performance, reliability, and cost using evolutionary algorithms
Quantitative prediction of quality properties (i.e. extrafunctional properties such as performance, reliability, and cost) of software architectures during design supports a syste...
Anne Martens, Heiko Koziolek, Steffen Becker, Ralf...