268 search results - page 30 / 54 » Architectural descriptions for FPGA circuits |
140
click to vote
FCCM
1998
IEEE
15 years 10 months ago
1998
IEEE
JHDL is a design tool for reconfigurable systems that allows designers to express circuit organizations that dynamically change over time in a natural way, using only standard pro...
183
click to vote
DAC
2005
ACM
15 years 8 months ago
2005
ACM
We propose a normalization technique for verifying arithmetic circuits in a bounded model checking environment. Our technique operates on the arithmetic bit level (ABL) descriptio...
116
click to vote
FPL
2004
Springer
15 years 11 months ago
2004
Springer
Abstract. This paper introduces JHDLBits, the integration of two prominent FPGA design tools: JHDL and JBits. JHDLBits offers the low-level access and control provided by JBits wi...
155
click to vote
MTV
2005
IEEE
15 years 11 months ago
2005
IEEE
Abstract— Owing to the recent trend of using applicationspecific instruction-set processors (ASIP), many Architecture Description Languages (ADLs) have been created. They specif...
157
click to vote
FPGA
2005
ACM
15 years 11 months ago
2005
ACM
Sublithographic Programmable Logic Arrays can be interconnected and restored using nanoscale wires. Building on a hybrid of bottom-up assembly techniques supported by conventional...